49 lines
1 KiB
Nix
49 lines
1 KiB
Nix
{ lib
|
|
, buildPythonPackage
|
|
, fetchPypi
|
|
, pythonOlder
|
|
, jinja2
|
|
, ply
|
|
, verilog
|
|
, pytestCheckHook
|
|
}:
|
|
|
|
buildPythonPackage rec {
|
|
pname = "pyverilog";
|
|
version = "1.3.0";
|
|
|
|
src = fetchPypi {
|
|
inherit pname version;
|
|
sha256 = "1a74k8r21swmfwvgv4c014y6nbcyl229fspxw89ygsgb0j83xnar";
|
|
};
|
|
|
|
disabled = pythonOlder "3.7";
|
|
|
|
patchPhase = ''
|
|
# The path to Icarus can still be overridden via an environment variable at runtime.
|
|
substituteInPlace pyverilog/vparser/preprocessor.py \
|
|
--replace "iverilog = 'iverilog'" "iverilog = '${verilog}/bin/iverilog'"
|
|
'';
|
|
|
|
propagatedBuildInputs = [
|
|
jinja2
|
|
ply
|
|
verilog
|
|
];
|
|
|
|
preCheck = ''
|
|
substituteInPlace pytest.ini \
|
|
--replace "python_paths" "pythonpath"
|
|
'';
|
|
|
|
nativeCheckInputs = [
|
|
pytestCheckHook
|
|
];
|
|
|
|
meta = with lib; {
|
|
homepage = "https://github.com/PyHDI/Pyverilog";
|
|
description = "Python-based Hardware Design Processing Toolkit for Verilog HDL";
|
|
license = licenses.asl20;
|
|
maintainers = with maintainers; [ trepetti ];
|
|
};
|
|
}
|