91 lines
2.3 KiB
Nix
91 lines
2.3 KiB
Nix
{ stdenv
|
|
, lib
|
|
, fetchFromGitHub
|
|
, pkg-config
|
|
, antlr4
|
|
, capnproto
|
|
, readline
|
|
, surelog
|
|
, uhdm
|
|
, yosys
|
|
}:
|
|
|
|
stdenv.mkDerivation (finalAttrs: {
|
|
pname = "yosys-synlig";
|
|
plugin = "synlig";
|
|
|
|
# The module has automatic regular releases, with date + short git hash
|
|
GIT_VERSION = "2024-08-07-fd4b2bd";
|
|
|
|
# Derive our package version from GIT_VERSION, remove hash, just keep date.
|
|
version = builtins.concatStringsSep "-" (
|
|
lib.take 3 (builtins.splitVersion finalAttrs.GIT_VERSION));
|
|
|
|
src = fetchFromGitHub {
|
|
owner = "chipsalliance";
|
|
repo = "synlig";
|
|
rev = "${finalAttrs.GIT_VERSION}";
|
|
hash = "sha256-yj+SBq6PqgPBcgz2zHZ9AUppllG/dqetU7lWPkFC+iE=";
|
|
fetchSubmodules = false; # we use all dependencies from nix
|
|
};
|
|
|
|
nativeBuildInputs = [
|
|
pkg-config
|
|
];
|
|
|
|
buildInputs = [
|
|
antlr4.runtime.cpp
|
|
capnproto
|
|
readline
|
|
surelog
|
|
uhdm
|
|
yosys
|
|
];
|
|
|
|
buildPhase = ''
|
|
runHook preBuild
|
|
|
|
# Remove assumptions that submodules are available.
|
|
rm -f third_party/Build.*.mk
|
|
|
|
# Create a stub makefile include that delegates the parameter-gathering
|
|
# to yosys-config
|
|
cat > third_party/Build.yosys.mk << "EOF"
|
|
t := yosys
|
|
ts := ''$(call GetTargetStructName,''${t})
|
|
|
|
''${ts}.src_dir := ''$(shell yosys-config --datdir/include)
|
|
''${ts}.mod_dir := ''${TOP_DIR}third_party/yosys_mod/
|
|
EOF
|
|
|
|
make -j $NIX_BUILD_CORES build@systemverilog-plugin \
|
|
LDFLAGS="''$(yosys-config --ldflags --ldlibs)"
|
|
runHook postBuild
|
|
'';
|
|
|
|
# Check that the plugin can be loaded successfully and parse simple file.
|
|
doCheck = true;
|
|
checkPhase = ''
|
|
runHook preCheck
|
|
echo "module litmustest(); endmodule;" > litmustest.sv
|
|
yosys -p "plugin -i build/release/systemverilog-plugin/systemverilog.so;\
|
|
read_systemverilog litmustest.sv"
|
|
runHook postCheck
|
|
'';
|
|
|
|
installPhase = ''
|
|
runHook preInstall
|
|
mkdir -p $out/share/yosys/plugins
|
|
cp ./build/release/systemverilog-plugin/systemverilog.so \
|
|
$out/share/yosys/plugins/systemverilog.so
|
|
runHook postInstall
|
|
'';
|
|
|
|
meta = with lib; {
|
|
description = "SystemVerilog support plugin for Yosys";
|
|
homepage = "https://github.com/chipsalliance/synlig";
|
|
license = licenses.asl20;
|
|
maintainers = with maintainers; [ hzeller ];
|
|
platforms = platforms.all;
|
|
};
|
|
})
|